

FEATURES

- Fully compatible with the ISO 11898-2:2016 standard
- AEC-Q100 qualified
- Low power sleep mode and standby mode
- Remote wake-up function and local wake-up function
- $\pm 58\text{V}$ BUS protection
- $\pm 30\text{V}$ receiver common mode input voltage
- I/O pin supports 3.3V/5V MCU
- Driver (TXD) dominant timeout function
- Undervoltage protection on VBAT, VCC and VIO pins
- High-speed CAN, support 5Mbps CAN with Flexible Data-Rate
- Sleep mode INH output pin with power disable function
- -40°C to 150°C junction temperature range with over-temperature protection
- The typical loop delay from TXD to RXD is less than 100ns
- High Electro-Magnetic Immunity
- Transceiver in unpowered state disengages from the bus
- With SPLIT pin for common-mode stabilization
- Available in SOP14 and DFN4.5 \times 3-14 packages

PRODUCT APPEARANCE


Provide Green and Environmentally Friendly
Lead-free package

DESCRIPTION


SIT1043Q is an interface chip applied between CAN protocol controller and physical bus, supports 5Mbps Flexible Data-Rate, and has the capability of differential signal transmission between bus and CAN protocol controller. The SIT1043Q features a CAN bus fault protection from -58V to $+58\text{V}$, and the receiver common mode input voltage can reach -30V to $+30\text{V}$, which is suitable for 12V or 24V application systems. The SIT1043Q is powered by multiple power supplies and has multiple system protection and diagnostic functions to improve the stability of the device and CAN. In addition, SIT1043Q has five working modes: normal mode, silent mode, standby mode, go-to-sleep mode and sleep mode. It supports local wake-up and remote wake-up in low power mode. The provided low power mode management can greatly save the power of CAN bus application system.

Applications: Automotive and Transport

Body Control	Automotive Gateway
ADAS	Information and entertainment

PIN CONFIGURATION

PIN DESCRIPTION

PIN	SYMBOL	DESCRIPTION
1	TXD	Transmit data input.
2	GND	Ground.
3	VCC	5V bus power supply.
4	RXD	Receive data output; reads out data from the bus lines.
5	VIO	I/O port power supply.
6	EN	Enable control input.
7	INH	Used to control the working state of the external voltage regulator, set to high after a wake-up event.
8	ERRN	Error indication output.
9	WAKE	Local wake-up input.
10	VBAT	Battery power supply.
11	SPLIT	Common-mode stabilization output.
12	CANL	Low-level CAN bus input and output.
13	CANH	High-level CAN bus input and output.
14	STBN	Standby mode control input.

INTERNAL CIRCUIT BLOCK DIAGRAM



RECOMMENDED WORK STATUS

PARAMETER	SYMBOL	VALUE	UNIT
VBAT supply voltage	VBAT	4.5~40	V
VCC supply voltage	VCC	4.5~5.5	V
VIO supply voltage	VIO	2.8~5.5	V
Logic output pin high level output current (RXD&ERRN)	$I_{OH(LOIC)}$	>-2	mA
Logic output pin low level output current (RXD&ERRN)	$I_{OL(LOIC)}$	<2	mA
INH output current	$I_{O(INH)}$	<1	mA
Ambient temperature	T_{amb}	-40~125	°C

LIMITING VALUES

PARAMETER	SYMBOL	VALUE	UNIT
Battery power supply	VBAT	-0.3~+58	V
Bus supply voltage	VCC	-0.3~+6	V
MCU side port	TXD, RXD, EN, STBN, VIO, ERRN	-0.3~+6	V
Bus side input voltage	CANH, CANL, SPLIT	-58~+58	V
Bus differential breakdown voltage	$V_{(CANH-CANL)}$	-20~+20	V
Storage temperature	T_{stg}	-55~150	°C
Virtual junction temperature	T_j	-40~150	°C

The maximum limit parameters mean that exceeding these values may cause irreversible damage to the device. Under these conditions, it is not conducive to the normal operation of the device. The continuous operation of the device at the maximum allowable rating may affect the reliability of the device. The reference point for all voltages is ground.

MODE TRANSITIONS

Fig 2 Mode transitions

Note: Valid VCC, VIO and VBAT voltages are present.

OPERATING MODE
Normal mode

The power supply is valid, both EN and STBN are set to high level, the device will enter the normal mode. In normal mode, the driver and high-speed receiver are enabled, the driver converts the digital input signal on the TXD to the bus analog level, while the receiver monitors the bus level and reacts it to the RXD. INH will be pulled high in normal mode.

Silent mode

The power supply is valid, setting EN to low level and STBN to high level, the device enters silent mode. The silent mode may also be referred to as a listen-only mode or a receive-only mode. In this mode, the driver is disabled, the high-speed receiver is enabled, the dominant and recessive signals of CANH and CANL are reflected to the RXD through the receiver. The bus will be biased to 0.5VCC, and INH will be pulled high.

Standby mode

The power supply is valid, and both EN and STBN are set to low level, and the device enters standby mode. Standby mode is a low-power mode in which the driver and high-speed receiver are disabled, INH is pulled high, and the device can still detect local wake-up and remote wake-up events. In addition, VBAT undervoltage can also enter standby mode, but the device does not detect wake-up events.

Go-to-Sleep mode

The power supply is valid, EN is set high, and STBN is set low. When $t < t_{go-to-sleep}$, the device will enter go-to-sleep mode. Go-to-sleep mode is a transition mode that jumps to sleep mode. The working state of the device is consistent with the standby mode, the driver and high-speed receiver are disabled, and INH is pulled high. When the time in this mode exceeds $t_{go-to-sleep}$, it switches to sleep mode, and INH will go to a high-impedance state.

Sleep mode

The power supply is valid, EN is set high, STBN is set low, when $t > t_{go-to-sleep}$ can enter sleep mode. Sleep mode is a working mode with the lowest power consumption. In sleep mode, the driver and high-speed receiver are disabled, and the output port INH is in a high-impedance state, which can instruct to turn off the external voltage regulator, and the VCC power supply of the transceiver and MCU will not be available. In this state, SIT1043Q maintains power supply through the battery pin VBAT, so as to ensure the monitoring work of local wake-up and remote wake-up. In addition, when the power supply VCC or VIO is under-voltage and the under-voltage duration is longer than $t_{DETUVVD}$ (or floating), the device will also enter sleep mode, INH is in a high-impedance state, and a local wake-up or remote wake-up event can cause INH to be pulled high.

FUNCTION MODE TABLE

VCC or VIO	VABT	EN	STBN	WAKE-UP FLAG	MODE	DRIVER	HIGH SPEED RECEIVER	LOW POWER RECEIVER	RXD	BUS STAT-US	INH
normal	normal	H	H	X	normal	enable	enable	disable	follow the bus	VCC/2	H
normal	normal	L	H	X	silent	disable	enable	disable	follow the bus	VCC/2	H
normal	normal	H	L	clear	go-to-sleep	disable	disable	enable	H	GND	H
normal	normal	H	L	clear	sleep	disable	disable	enable	H	GND	Z
normal	normal	H	L	set up	standby	disable	disable	enable	L	GND	H
normal	normal	L	L	clear	standby	disable	disable	enable	H	GND	H
normal	normal	L	L	set up	standby	disable	disable	enable	L	GND	H
under voltage	normal	X	X	X	sleep	disable	disable	enable	H	GND	Z
normal	under voltage	X	X	X	standby	disable	disable	disable	H	Z	H

Note: H=high level; L=low level; Z=high impedance; X=irrelevant

DRIVE STATUS TABLE

MODE	TXD INPUT	BUS OUTPUT		BUS STATE
		CANH	CANL	
Normal mode	L	H	L	Dominate
	H or Open	Z	Z	Bus biased to VCC/2
Silent mode	X	Z	Z	Bus biased to VCC/2
Standby mode	X	Z	Z	Bus biased to GND
Go-to-Sleep mode	X	Z	Z	Bus biased to GND
Sleep mode	X	Z	Z	Bus biased to GND

Note: H=high level; L=low level; Z=high impedance; X=irrelevant

RECEIVER FUNCTION TABLE

MODE	BUS DIFFERENTIAL INPUT $V_{OD}=CANH-CANL$	BUS STATE	RXD OUTPUT
Normal mode and Silent mode	$V_{OD} \geq 0.9V$	Dominate	L
	$0.9V > V_{OD} > 0.5V$?	X
	$V_{OD} \leq 0.5V$	Recessive	H
Standby mode, Go-to-Sleep mode and Sleep mode	$V_{OD} \geq 1.15V$	Dominate	H, L when the wake-up flag set
	$1.15V > V_{OD} > 0.4V$?	
	$V_{OD} \leq 0.4V$	Recessive	

Note: H=high level; L=low level; ?=uncertain; Valid VCC, VIO and VBAT voltages are present.

INTERNAL FLAG SIGNAL

FLAG SIGNAL	REASON FOR APPEARING	EXTERNAL INDICATION	FLAG SIGNAL CLEAR	NOTE
Power-on flag	VBAT power-on	Enter silent mode (from standby mode, Go-to-sleep mode, sleep mode) ERRN=L	Enter normal mode	
Wake-up request flag	Remote wake-up, local wake-up, initial power-on	Enter standby mode, Go-to-sleep mode, sleep mode ERRN=RXD=L	Enter normal mode, VCC or VIO undervoltage	
Wake-up source flag ⁽¹⁾	Remote wake-up, local wake-up, initial power-on	Enter normal mode: ERRN=L indicates local wake-up, ERRN=H indicates remote wake-up	TXD transitions ⁽²⁾ in normal mode, leaving normal operating mode, VCC or VIO undervoltage	The establishment of the power-up flag sets the wake-up source flag
UVD _{NOM} undervoltage flag	VCC undervoltage	No external indication	VCC recovers, the wake-up request flag appears	
	VIO undervoltage	No external indication	VIO recovers, the wake-up request flag appears	
UVD _{VBAT} undervoltage flag	VBAT undervoltage	No external indication	VBAT recovers	
Bus short circuit flag	BUS shorted to either power supply or GND	Only in normal mode ERRN=L ⁽³⁾	Leave normal mode	If the short circuit time is less than 4 TXD dominant and recessive transitions will not be detected
Local error flag	TXD dominant timeout	When entering silent mode from normal mode ERRN=L	RXD=L&TXD=H; enter normal mode	Once a TXD dominant timeout occurs, the drive will be disabled
Local error flag	TXD shorted to RXD	When entering silent mode from normal mode ERRN=L		A short circuit of TXD to RXD occurs, the driver will be disabled
Local error flag	Bus dominant timeout	When entering silent mode from normal mode ERRN=L	RXD=H; enter normal mode	A bus timeout occurred and the drive is still enabled

FLAG SIGNAL	REASON FOR APPEARING	EXTERNAL INDICATION	FLAG SIGNAL CLEAR	NOTE
Local error flag	Over temperature protection	When entering silent mode from normal mode ERRN=L	The junction temperature returns to normal and RXD=L&TXD=H; the junction temperature returns to normal and jumps back to normal operation mode	In the event of an overtemperature condition, the driver will be disabled

- (1) The wake-up source flag will only identify the first wake-up request signal;
- (2) There are 4 dominant-recessive transitions of TXD, and each dominant-recessive period of this transition is at least 4 μ s;
- (3) ERRN can indicate the bus short-circuit flag after 4 TXD dominant-recessive transitions (each dominant-recessive cycle last at least 4 μ s)

The device carries out system diagnosis through the above series of flag signals and indicates the cause of the failure. The MCU can judge the internal working state of the system or the cause of the fault through some mode switching and the indication of the transceiver chip ERRN and RXD pins.

Power-on flag



The power-on flag refers specifically to the power-on event of the battery power supply VBAT. The power-on flag is set when VBAT returns to normal operating voltage from a voltage lower than $V_{UVDVBAT}$. Once the device enters silent mode from standby or sleep mode, ERRN is pulled low to indicate that the power-on flag is set. When entering normal operating mode, the power-on flag will be cleared. The power-on flag clears the UVD_{NOM} undervoltage flag and sets the wake-up request flag and wake-up source flag.

Wake-up request flag

SIT1043Q can realize low-power wake-up function in two ways: local wake-up and remote wake-up.

Local wake-up

SIT1043Q realizes the function of local wake-up through the WAKE port. In standby mode or sleep mode, as long as there is a valid rising or falling edge on the WAKE pin, it will be detected as a local wake-up event. A valid rising edge means that the voltage of the WAKE port jumps from a voltage lower than $V_{th(WAKE)}$ to a voltage higher than $V_{th(WAKE)}$, and the duration of this jump is longer than $t_{wake(local)}$, which can be considered as a valid rising edge, as shown in [Figure 3](#); a valid falling edge is when the voltage at the WAKE port transitions from a voltage above $V_{th(WAKE)}$ to a voltage below $V_{th(WAKE)}$, and the duration of this transition is greater than $t_{wake(local)}$, which can be considered as a valid falling edge, as shown in [Figure 4](#). Any transitions of duration less than $t_{wake(local)}$ and transitions that do not cross the threshold voltage $V_{th(WAKE)}$ will be filtered out.


Fig 3 Local wake-up for WAKE rising edge

Fig 4 Local wake-up for WAKE falling edge


Remote wake-up

The SIT1043Q implements a remote wake-up function through a low-power receiver to inform the MCU that the bus has been activated and the node should resume normal operation. In sleep mode, when a valid remote wake-up pattern (WUP) appears, the device will wake up and jump to standby mode, RXD will be pulled low and INH will be pulled high.

According to ISO11898-2:2016, the complete WUP consists of: a filtered dominant level (duration greater than $t_{wake(dom)}$), a filtered recessive level (duration greater than $t_{wake(rec)}$) and another filtered dominant level flat (duration greater than $t_{wake(dom)}$). This dominant-recessive-dominant level signal must appear within $t_{wake(timeout)}$ time, otherwise the internal wake-up logic will be reset and restart the monitoring of the bus.

The RXD pin will remain high until the wake-up event is triggered. The above mentioned dominant and recessive levels will be ignored (filtered out) if the duration is lower than $t_{wake(busdom)}$ and $t_{wake(busrec)}$. A wake-up event will not be responded when any of the following events occurs while a valid wakeup pattern is received:

- (1) The device switches to the normal working mode;
- (2) The complete wake-up request frame is not received within the $t_{wake(timeout)}$;
- (3) VCC or VIO undervoltage is detected (UVD_{NOM} flag signal is set).


Fig 5 Remote wake-up diagram

Wake-up source flag

SIT1043Q can identify the wake-up source through the wake-up source flag, and the wake-up source flag can be represented by the level of the ERRN pin when the chip enters the normal mode. If the wake-up flag is generated by the local wake-up request given by the WAKE pin, the ERRN pin is low level after jumping to the normal operating mode. Conversely, if the ERRN pin is high, it can indicate the remote wake-up signal given by the CAN bus. In normal mode, after the TXD port transmits four explicit and implicit transitions, if a bus short-circuit flag is generated, the wake-up source flag will be overwritten. The chip leaving the normal operating mode also clears the wake-up source flag. This flag is also generated on initial power-on.

UVDNOM undervoltage flag

The SIT1043Q has an undervoltage detection function on the power supply VCC and VIO, which can set the UVD_{NOM} undervoltage flag and place the device in a protected state. When VCC is lower than its undervoltage threshold V_{UVDVCC} and the undervoltage time is greater than t_{DETUVD} or VIO is lower than its undervoltage threshold V_{UVDVIO} and the undervoltage time is greater than t_{DETUVD} , by setting the UVD_{NOM} undervoltage flag, the device will be forced to enter sleep mode and wake up locally and with remote wake-up are still normal. INH is high impedance and further instructs the external regulator to shut down, which saves unnecessary power consumption and avoids the bus from being disturbed. The UVD_{NOM} undervoltage flag is cleared when VCC is higher than V_{UVDVCC} and the recovery time is greater than t_{RECUVD} or VIO is higher than V_{UVDVIO} and the recovery time is greater than t_{DETUVD} . At the same time, the establishment of the wake-up request flag and the power-up flag and the low-to-high transition of STB will clear the UVD_{NOM} undervoltage flag.

UVDVBAT undervoltage flag

The battery power VBAT of the SIT1043Q also has an undervoltage detection function. When VBAT is lower than $V_{UVDVBAT}$, the UVD_{VBAT} undervoltage flag is set, the device enters standby mode, and the transceiver will be disconnected from the bus (zero load). When the voltage at pin VBAT is restored, the UVD_{VBAT} undervoltage flag is cleared and the transceiver will switch to the operating mode indicated by the logic levels on the STBN and EN pins.

Bus short circuit flag

In normal mode, if the bus is shorted to VBAT, VCC or GND, and TXD appears for 4 consecutive dominant-recessive transitions (each dominant-recessive period is at least 4 μ s), the bus short-circuit flag will be set, the

establishment of the bus short flag is indicated by pulling ERRN low. A power cycle or the transceiver re-enters normal operating mode to clear the bus short flag.

Local error flag

SIT1043Q can detect four kinds of local error events: TXD dominant timeout, TXD and RXD short circuit, bus dominant timeout, over temperature protection. Whenever any of these events occur, a local error flag is generated, and when the device transitions from normal mode to silent mode, ERRN is pulled low, indicating that a local error flag has been set.

TXD dominant timeout

In normal mode, if a low level voltage on pin TXD lasts longer than the internal timer value $t_{dom(TXD)}$, the transmitter will be disabled, driving the bus into a recessive state. This prevents the bus line from being driven to a permanent dominant state (blocking all network traffic) due to a hardware or software application failure on pin TXD being forced permanently low.




Fig 6 TXD dominant timeout diagram

TXD and RXD short circuit

SIT1043Q has the protection function of short circuit between TXD and RXD, which can avoid the periodic deadlock situation of the local device. In normal mode or silent mode, if a short circuit occurs between the TXD and RXD of the device, and the duration of the short circuit exceeds $t_{dom(TXD)}$, the device will consider that a short circuit between TXD and RXD has occurred, the local error flag is established, and the driver will be disabled.

Bus dominant timeout

When the bus is short-circuited, if the bus has a dominant level whose duration is greater than the internal timer value $t_{dom(BUS)}$, it will be regarded as a bus dominant timeout event and a local error flag will be established.

Over temperature protection

SIT1043Q has an over temperature protection function. If the junction temperature of the device exceeds the over temperature shutdown temperature $T_{j(sd)}$, the bus driver circuit will be shut down, thereby blocking the transmission path from TXD to the bus, so during thermal shutdown the level is biased in a recessive state while the rest of the chip remains functional. Because the driver tube is the main energy consuming component, turning off the driver tube can reduce the power consumption and thus reduce the chip temperature.

DC PARAMETERS

Tested under recommended operating conditions: VBAT=4.5V to 40V, VCC=4.5V to 5.5V, VIO=2.8V to 5.5V, T_J=-40°C to 150°C. Unless otherwise stated, all typical values are measured at T_{amb}=25°C, supply voltage VBAT=12V, VCC=5V, VIO=5V, R_L=60Ω.

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Power supply characteristics						
VBAT supply current	I _{BAT}	Normal or Silent mode	15	35	70	μA
		Standby mode, VCC>4.5V, VIO>2.8V, INH=WAKE=VBAT	5	16	30	μA
		Sleep mode, VCC=VIO=INH=0V, WAKE=VBAT	5	16	30	μA
VCC supply current	I _{CC}	Normal mode: dominant	30	48	65	mA
		Normal mode: recessive; Silent mode	3	6	9	mA
		Standby or Sleep mode		1	4	μA
		Normal mode; dominant bus short circuit, -3V<(CANH=CANL)<+18V	3	79	109	mA
VIO supply current	I _{IO}	Normal mode; dominant, TXD=0V		150	500	μA
		Normal recessive or Silent mode, TXD=VIO		1	2	μA
		Standby or Sleep mode		1	2	μA
VBAT undervoltage detection	V _{UVDVBAT}		3	3.5	4.3	V
VCC undervoltage detection	V _{UVDVCC}	VBAT>4.5V	3	3.5	4.3	V

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
VIO undervoltage detection	V_{UVDVIO}	$V_{BAT} > 4.5V$	1.5	1.8	2.1	V
TXD Pin Characteristics						
HIGH-level input current	$I_{IH(TXD)}$	$TXD = VIO$	-5	0	5	μA
LOW-level input current	$I_{IL(TXD)}$	$TXD = 0V$	-260	-150	-30	μA
Leakage current when TXD is unpowered	$I_{off(TXD)}$	$VIO = 0V, TXD = 5.5V$	-1		1	μA
HIGH-level input voltage	V_{IH}		$0.7VIO$		$VIO + 0.3$	V
LOW-level input voltage	V_{IL}		-0.3		$0.3VIO$	V
RXD Pin Characteristics						
RXD HIGH-level output current	$I_{OH(RXD)}$	$RXD = VIO - 0.4V$	-12	-6	-1	mA
RXD LOW-level output current	$I_{OL(RXD)}$	$RXD = 0.4V$, bus dominant	2	6	14	mA
STBN Pin Characteristics						
STBN HIGH-level output current	$I_{IH(STBN)}$	$STBN = VIO$	1	5	10	μA
STBN LOW-level output current	$I_{IL(STBN)}$	$STBN = 0V$	-1		1	μA
Leakage current when STBN is unpowered	$I_{off(STBN)}$	$VIO = 0V, STBN = 5.5V$	-1		1	μA
HIGH-level input voltage	V_{IH}		$0.7VIO$		$VIO + 0.3$	V
LOW-level input voltage	V_{IL}		-0.3		$0.3VIO$	V
EN Pin Characteristics						
EN HIGH-level output current	$I_{IH(EN)}$	$EN = VIO$	1	5	10	μA
EN LOW-level output current	$I_{IL(EN)}$	$EN = 0V$	-1		1	μA
Leakage current when EN is unpowered	$I_{off(EN)}$	$VIO = 0V, EN = 5.5V$	-1		1	μA
HIGH-level input voltage	V_{IH}		$0.7VIO$		$VIO + 0.3$	V

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
LOW-level input voltage	V_{IL}		-0.3		0.3V _{IO}	V
ERRN Pin Characteristics						
ERRN HIGH-level output current	$I_{OH(ERRN)}$	ERRN=V _{IO} -0.4V	-50	-20	-4	μA
ERRN LOW-level input current	$I_{OL(ERRN)}$	ERRN=0.4V	0.1	0.5	2	mA
INH Pin Characteristics						
INH HIGH-level voltage drop	ΔV_H	$I_{INH}=-0.18mA$	0	0.25	0.8	V
INH leakage current	I_L	Sleep mode	-2	0	2	μA
WAKE Pin Characteristics						
WAKE HIGH-level input current	$I_{IH(WAKE)}$	WAKE=V _{BAT} -1.4V	-18	-10		μA
WAKE LOW-level input current	$I_{IL(WAKE)}$	WAKE=V _{BAT} -2.9V		10	18	μA
WAKE threshold voltage	$V_{th(WAKE)}$	STBN=0	V _{BAT} -3	V _{BAT} -2.5	V _{BAT} -1.5	V
SPLIT Pin Characteristics						
SPLIT output voltage	V_{SPLIT}	Normal or Silent mode, -500μA< I_{SPLIT} <500μA	0.3V _{CC}	0.5V _{CC}	0.7V _{CC}	V
		Normal or Silent mode, $R_L=1M\Omega$	0.45V _C	0.5V _{CC}	0.55V _C	V
Temperature detection						
shutdown junction temperature	$T_{j(sd)}$			190		°C
Bus Driver DC Characteristics						
CANH dominant output voltage	$V_{OH(D)}$	Normal mode, TXD=0V, $R_L=50\Omega$ to 65Ω	2.75	3.5	4.5	V
CANL dominant output voltage	$V_{OL(D)}$		0.5	1.5	2.25	V
Bus dominant differential output voltage	$V_{OD(D)}$	Normal mode, TXD=0V, $R_L=50\Omega$ to 65Ω	1.5		3	V

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Bus dominant differential output voltage	$V_{OD(D)}$	Normal mode, TXD=0V, $R_L=45\Omega$ to 70Ω	1.4		3.3	V
		Normal mode, TXD=0V, $R_L=2240\Omega$	1.5		5	V
Bus recessive output voltage	$V_{O(R)}$	Normal or Silent mode, TXD=VIO, no load	2	0.5VCC	3	V
Bus recessive differential output voltage	$V_{OD(R)}$	Normal or Silent mode, TXD=VIO, no load	-500		50	mV
Bus output voltage (bus biased to ground)	$V_{O(S)}$	Standby or Sleep mode, no load	-0.1		0.1	V
Bus differential output voltage (bus biased to ground)	$V_{OD(S)}$	Standby or Sleep mode, no load	-0.2		0.2	V
Transmitter dominant voltage symmetry	$V_{dom(TX)sym}$	$V_{dom(TX)sym}=VCC-CANH - CANL$	-400		400	mV
Transmitter voltage symmetry	V_{TXsym}	$V_{TXsym}=CANH + CANL$, $R_L=60\Omega$, $C_{SPLIT}=4.7nF$, $f_{TXD}=250kHz$, 1MHz or 2.5MHz Fig 11	$0.9V_{CC}$		$1.1V_{CC}$	V
Common mode voltage step	$V_{cm(step)}$	Fig 9 , Fig 11	-150		150	mV
Peak-to-peak common mode voltage	$V_{cm(p-p)}$	Fig 9 , Fig 11	-300		300	mV
dominant short-circuit output current	$I_{O(SC)DOM}$	Normal mode, TXD=0V, CANH=-15V to 40V	-100	-70	-40	mA
		Normal mode, TXD=0V, CANL=-15V to 40V	40	70	100	mA
recessive short-circuit output current	$I_{O(SC)REC}$	Normal mode, TXD=VIO, CANH=CANL=-27V to 32V	-3		3	mA




PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Bus Receiver DC Characteristics						
differential receiver threshold voltage	$V_{th(RX)dif}$	Normal or Silent mode, $-30V < V_{CM} < 30V$	0.5		0.9	V
		Standby or Sleep mode, $-12V < V_{CM} < 12V$	0.4		1.15	V
differential receiver hysteresis voltage	$V_{hys(RX)dif}$	Normal or Silent mode, $-30V < V_{CM} < 30V$	50	120	400	mV
receiver recessive voltage	$V_{rec(RX)}$	Normal or Silent mode, $-30V < V_{CM} < 30V$	-3		0.5	V
		Standby or Sleep mode, $-12V < V_{CM} < 12V$	-3		0.4	V
receiver dominant voltage	$V_{dom(RX)}$	Normal or Silent mode, $-30V < V_{CM} < 30V$	0.9		8	V
		Standby or Sleep mode, $-12V < V_{CM} < 12V$	1.15		8	V
leakage current	I_L	$V_{CC}=V_{IO}=V_{BAT}=0$ V, CANH= CANL=5V	-5		5	μA
CANH and CANL input resistance	R_{IN}	$-2V \leq CANH \leq 7V$ $-2V \leq CANL \leq 7V$	9	15	28	k Ω
CANH, CANL differential input resistance	R_{ID}	$-2V \leq CANH \leq 7V$ $-2V \leq CANL \leq 7V$	19	30	52	k Ω
CANH, CANL input resistance deviation	ΔR_{IN}	$0V \leq CANH \leq 5V$ $0V \leq CANL \leq 5V$	-3		3	%
CANH, CANL common-mode input capacitance	C_{IN}	TXD=VIO		24		pF
CANH, CANL differential input capacitance	C_{ID}	TXD=VIO		12		pF

AC PARAMETERS

Unless otherwise stated, all typical values are measured at $T_{amb}=25^{\circ}\text{C}$, supply voltage $V_{BAT}=12\text{V}$, $V_{CC}=5\text{V}$, $V_{IO}=5\text{V}$, $R_L=60\Omega$, $C_{BUS}=100\text{pF}$, $C_{RXD}=15\text{pF}$.

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Driver AC Characteristics						
delay time from TXD to bus dominant	$t_d(\text{TXD-busdom})$	Normal mode, Fig 7, Fig 10		45		ns
delay time from TXD to bus recessive	$t_d(\text{TXD-busrec})$	Normal mode, Fig 7, Fig 10		55		ns
Differential output signal rise time	$t_r(\text{BUS})$	Normal mode, Fig 7, Fig 10		45		ns
Differential output signal fall time	$t_f(\text{BUS})$	Normal mode, Fig 7, Fig 10		45		ns
TXD dominant time-out	$t_{dom}(\text{TXD})$	TXD=0, Fig 6	0.3	0.6	1.2	ms
Receiver AC Characteristics						
delay time from bus dominant to RXD	$t_d(\text{busdom-RXD})$	Normal or Silent mode, Fig 7, Fig 10		45		ns
delay time from bus recessive to RXD	$t_d(\text{busrec-RXD})$	Normal or Silent mode, Fig 7, Fig 10		45		ns
RXD signal rise time	$t_r(\text{RXD})$	Normal or Silent mode, Fig 7, Fig 10		8		ns
RXD signal fall time	$t_f(\text{RXD})$	Normal or Silent mode, Fig 7, Fig 10		8		ns
bus dominant time-out time	$t_{dom}(\text{BUS})$	$V_{OD}>0.9\text{V}$	0.3	0.6	1.2	ms
TXD to RXD loop delay						
delay time from TXD LOW to RXD LOW	t_{loop1}	Normal mode, Fig 7, Fig 10	40		160	ns
delay time from TXD HIGH to RXD HIGH	t_{loop2}	Normal mode, Fig 7, Fig 10	40		175	ns
CAN FD Bit time						
Bit time of BUS output pin	$t_{bit}(\text{BUS})$	$t_{bit}(\text{TXD})=500\text{ns}$, Fig 8	435		530	ns

PARAMETER	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT
Bit time of BUS output pin	$t_{bit(BUS)}$	$t_{bit(TXD)}=200ns$, Fig 8	155		210	ns
Bit time of RXD output pin	$t_{bit(RXD)}$	$t_{bit(TXD)}=500ns$, Fig 8	400		550	ns
		$t_{bit(TXD)}=200ns$, Fig 8	120		220	ns
BUS and RXD output bit time difference	Δt_{rec}	$\Delta t_{rec}= t_{bit(RXD)}$ - $t_{bit(BUS)}$; $t_{bit(TXD)}=500ns$	-65		40	ns
		$\Delta t_{rec}= t_{bit(RXD)}$ - $t_{bit(BUS)}$; $t_{bit(TXD)}=200ns$	-45		15	ns
Device Switching Characteristics						
hold time	$t_{go_to_sleep}$	EN=VIO, STBN=0	20		60	μs
bus dominant wake-up time	$t_{wake(dom)}$	Standby or Sleep mode	0.5		1.8	μs
bus recessive wake-up time	$t_{wake(rec)}$	Standby or Sleep mode	0.5		1.8	μs
bus wake-up time-out time	$t_{wake(timeout)}$		0.4	0.6	1.2	ms
local wake-up time	$t_{wake(local)}$	Standby or Sleep mode	5	25	50	μs
undervoltage detection time	t_{DETUVD}		100		350	ms
undervoltage recovery time	t_{RECUVD}		1		5	ms
STBN and EN pin filter time	t_{filter_IO}		1		4	μs

TIMING WAVEFORM

Fig 7 CAN transceiver timing diagram

Fig 8 t_{bit} timing diagram

Fig 9 CAN bus common-mode voltage (according to SAE 1939-14)


TRANSCEIVER TEST CIRCUIT


Fig 10 Transceiver timing sequence test circuit










Fig 11 Transceiver bus symmetry test circuit

TYPICAL APPLICATION CIRCUIT

Fig 12 Typical application with 5V MCU

Fig 13 Typical application with 3.3V MCU

SOP14 DIMENSIONS
PACKAGE SIZE





SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	-	-	1.75
A1	0.10	-	0.225
A2	1.30	1.40	1.50
A3	0.60	0.65	0.70
b	0.39	-	0.47
b1	0.38	0.41	0.44
c	0.20	-	0.24
c1	0.19	0.20	0.21
D	8.55	8.65	8.75
E	5.80	6.00	6.20
E1	3.80	3.90	4.00
e	1.27BSC		
h	0.25	-	0.50
L	0.50	-	0.80
L1	1.05REF		
θ	0	-	8°




LAND PATTERN EXAMPLE (Unit: mm)

DFN4.5×3-14 DIMENSIONS
PACKAGE SIZE


SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0	0.02	0.05
b	0.25	0.30	0.35
b1	0.21REF		
c	0.203REF		
D	4.40	4.50	4.60
D2	4.10	4.20	4.30
e	0.65BSC		
Nd	3.90BSC		
E	2.90	3.00	3.10
E2	1.50	1.60	1.70
L	0.35	0.40	0.45
h	0.20	0.25	0.30
K	0.30REF		



LAND PATTERN EXAMPLE (Unit: mm)

TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers




Package Type	Reel Diameter A (mm)	Tape Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)
SOP14	330±1	12.4	6.50 ^{+0.20} _{-0.1}	9.30 ^{+0.20} _{-0.1}	2.0±0.10	8.00±0.1	16.00±0.10
DFN4.5×3-14	329±1	12.4	3.75±0.1	4.25±0.1	1.00±0.1	8.00±0.1	12.00±0.3

ORDERING INFORMATION

TYPE NUMBER	PACKAGE	PACKING
SIT1043QT	SOP14	Tape and reel
SIT1043QTK	DFN4.5×3-14	Tape and reel

SOP14 is packed with 2500 pieces/disc in braided packaging; Leadless DFN4.5×3-14 is packed with 3000 pieces/disc in braided packaging.

REFLOW SOLDERING


Parameter	Lead-free soldering conditions
Ave ramp up rate (T_L to T_P)	3 °C/second max
Preheat time t_s ($T_{smin}=150^\circ\text{C}$ to $T_{smax}=200^\circ\text{C}$)	60-120 seconds
Melting time t_L ($T_L=217^\circ\text{C}$)	60-150 seconds
Peak temp T_P	260-265 °C
5 °C below peak temperature t_P	30 seconds
Ave cooling rate (T_P to T_L)	6 °C/second max
Normal temperature 25°C to peak temperature TP time	8 minutes max

Important statement

SIT reserves the right to change the above-mentioned information without prior notice.

REVISION HISTORY

Version number	Data sheet status	Revision date
V1.0	Initial version	June 2022
V1.1	Modified the description of SPLIT port parameters; Added transceiver test circuit diagrams; Added tape information; Added reflow information.	August 2022
V1.2	Added ringing suppression in circuit block diagram; Modified the description of WAKE port parameters; Added test conditions for V_{TXsym} .	September 2022
V1.3	Updated the $t_{wake(timeout)}$ minimum; Added “LAND PATTERN EXAMPLE”.	December 2022
V1.4	Added AEC-Q100 qualified; Added the bus side input voltage range in SPLIT port; Updated typical application circuit.	April 2023